Form PTO-1449	APPLICANT: David T. Blaauw et al.	1.
LIST OF PATENTS AND PUBLICATIONS		-
FOR INFORMATION DISCLOSURE STATEMENT	ATTY. DOCKET#: SC11708TS	APPL. #: Unknown
(Use Several Sheets if Necessary)	FILING DATE: Concurrently Herewith	GROUP: Unknown

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						110
	AD					ECE	VED
	AE						
	AF					SEP 1	2002
•	AG			· · · · · · · · · · · · · · · · · · ·			
	AH				Tec	hnology C	enter 2100
	AI						
	ΙA						
	AK						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE (#43)	COUNTRY	CLASS	SUBCLASS
	AL	,				
	AM					
	AN					
	AO					
	AP					

OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.)

RG	AR	Burks et al., "Incorporating Signal Dependencies into Static Transistor-Level Delay Calculation," ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pp. 110-119 (1997).
RG	AS	McDonald et al., "Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis," 38th Design Automation Conference Proceedings 2001 pp. 283-288.
RG	ΑT	Rao et al., "Eins TLT: Transistor Level Timing with Eins Timer," Proceedings from International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, IEEE Circuits and Systems Society, pp. 1-6 (1999).
	ΑŪ	·
	ΑV	
	AW	·
	AX	
	AY	·
	AZ	

EXAMINER R. G. CO

DATE CONSIDERED 7/19/2005